728x90
.if (vdd1==2.0)
.measure tdelay trig v(vcck) val=1.99999v rise=1 targ v(out) val=0.9v rise=1
.elseif (vdd1==1.8)
.measure tdelay trig v(vcck) val=1.79999v rise=1 targ v(out) val=0.9v rise=1
.elseif (vdd1==1.5)
.measure tdelay trig v(vcck) val=1.49999v rise=1 targ v(out) val=0.9v rise=1
.else
.measure tdelay trig v(vcck) val=1.29999v rise=1 targ v(out) val=0.9v rise=1
.endif
728x90
'HSPICE Skills > others' 카테고리의 다른 글
| Pattern Source (0) | 2022.12.21 |
|---|---|
| digital signal bus sweep (0) | 2018.05.11 |
| hspice - MOS transistor saturation check 방법 (0) | 2017.12.26 |
| nodal capacitance 계산하기 (0) | 2013.02.16 |
| MONTE CARLO 두둥.... (3) | 2011.02.09 |